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Abstract. The paper describes a novel method for simple 
estimation of jitter contained in a received digital signal. 
The main objective of our research was to enable a non-
invasive measurement of data link properties during 
a regular data transmission. To evaluate the signal quality 
we estimate amount of jitter contained in the received sig-
nal by utilizing internal signals of a data recovery circuit. 
The method is a pure digital algorithm suitable for imple-
mentation in any digital integrated circuit (ASIC or 
FPGA). It is based on a blind-oversampling data recovery 
circuit which is used in some receivers instead of a tradi-
tional PLL-based clock and data recovery (CDR) circuit. 
Combination of the described jitter measurement block and 
the data recovery block forms a very efficient input part of 
the digital receiver. In such a configuration it is able to 
simultaneously perform both data communication (data 
recovery) and signal quality estimation (jitter measure-
ment). The jitter measurement portion of the receiver re-
quires no special connection of the received data signal. 
Thus the measured signal is not influenced by the meas-
urement circuitry at all. 
To verify the method we performed a measurement on 
a laboratory free-space optics link. Results of the meas-
urement are satisfactory and can be used for on-line chan-
nel analysis. 
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1. Introduction 
One of the basic measurements in the area of high-
speed baseband communication is the jitter measurement. 
The amount of jitter contained in the received signal has 
a direct impact on the link performance and as such can be 
used, for example, as an indicator of the received signal 
quality [1]. Also, it can be used to estimate the bit error rate 
(BER) during regular data transmission, which is not 
achievable using the traditional BER measurement devices. 
The traditional BER analyzers need to transmit 
a known data pattern in order to be able to detect errors. 
Another problem of the direct method is the relatively long 
measurement time required to achieve sufficient confi-
dence level at low bit error rates. On the other hand, the 
indirect jitter-based BER measurement is usually some-
what less accurate. However, it can give us reliable results 
in a much shorter time while user data is being transmitted 
over the link. Thus it is possible to perform the adjustment 
of link parameters in real time during regular transmission 
(error correction strategy, link speed, etc.). 
When measuring jitter in a traditional way (using 
an oscilloscope for example), it is necessary to split the 
received signal among the measurement instrument and the 
receiver itself. This is an invasive method of measurement 
that may significantly influence the measured signal or 
even corrupt the measurement completely. To be able to 
measure the received signal this way it is necessary to 
either use very sophisticated measurement tools (probes) or 
to design the receiver with having the possibility of future 
measurements in mind. 
Up to now several digital methods of jitter measure-
ment were published. They utilize internal signals of 
a receiver thus eliminating any influence of the measured 
signal. The jitter measurement method based on phase 
tracking (so called "follow me"; [2]) can capture only a low 
frequency jitter, which is of relatively low impact on BER 
performance. Another method, based on jitter histogram 
scanning [3], can give us more precise results but requires 
much longer measurement time. These methods were con-
sidered to be unsuitable for our application. 
The newly developed method benefits from its target 
platform. It gives us both simple implementation and high 
frequency jitter measurement. It is based on a blind over-
sampling data recovery circuit (BO-CDR; [4], [5], [6], [7]). 
For testing purpose it was fitted into an FPGA utilizing its 
programmable logic. A variety of other platforms can be 
used to run the algorithm as well (ASIC, processor). 
A significant benefit of combining the BO-CDR 
based data receiver with the proposed jitter measurement 
circuitry lies in the overall system simplification. This 
results in a lower part number and a smaller PCB area. The  
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received signal need not be split between the receiver and 
a jitter measurement device, thus the received (measured) 
signal is in no way affected. Moreover, the receiver is 
completely asynchronous, without any loopback, and thus 
inherently stable (unlike some fast-responding PLL-based 
systems [8]). On the other hand, the simplicity of the pro-
posed method leads to somewhat lower accuracy. 
Section 2 of the paper describes the basic principle of 
the measurement method; Section 3 deals with its imple-
mentation and introduces the experimental results. 
2. The Method of Jitter Measurement 
The jitter measurement algorithm utilizes internal sig-
nals of a blind oversampling data recovery. In principle it 
estimates edge density distribution function over one unit 
interval (UI). The unit interval is a time interval equal to 
the duration of one data symbol on a link. The whole unit 
interval is subdivided into several smaller equidistant sub-
intervals by BO-CDR input oversampler. The number of 
subintervals depends on the oversampling ratio of the 
BO-CDR used and ranges from 3 to 8 for most implemen-
tations. 
In Fig. 1 an example of received data signal sampling 
with oversampling ratio M = 5 is shown. The data signal is 
sampled by five mutually phase-shifted sampling clocks 
having the same frequency equal to the link data rate. The 
five subintervals in each unit interval defined by neighbor-
ing clocks are called sampling domains. In the example 
shown, edges are detected in the B-C domain thus clock E 
is chosen to sample the data as it is the sample nearest to 
the center of the symbol.  
 
Fig. 1. Principle of edge detection and oversampling data 
recovery. 
The proposed algorithm is counting number of de-
tected edges in particular domains. This number is propor-
tional to the probability density function (PDF) of edge 
occurrence over one UI. Thus it is possible to estimate the 
PDF of edge distribution (i.e. received data jitter) based on 
this simple statistic. 
We can obtain a very authentic image of the actual 
PDF by increasing the oversampling ratio. This is very 
similar to traditional jitter measurement technique called 
time to digital [9], [10]. However, the hardware complexity 
of such a measurement device would not be suitable for 
implementation due to large number integrators. For prac-
tical reasons the oversampling ratio of the jitter measure-
ment device will be always equal to the oversampling ratio 
of the used BO-CDR. 
We have focused on the estimation of jitter RMS 
value σ to obtain measurement results comparable with 
other measurement methods. The σ is the main parameter 
of the random jitter PDF. To estimate σ, we have used the 
following equation that is based on a basic equation for 


















i    [UI]  (1) 
where µ is the mean value of the distribution, and pi is the 
probability of edge occurrence in the i-th domain. The term 
i/M represents center of the sampling domain. It is assumed 
that the maximum of PDF is located within the center sam-
pling domain (µ is close to zero). 
The method of σ calculation can be considered to be 
reliable only for links showing random jitter distribution or 
very narrow double Dirac distribution [9]. A more complex 
jitter distribution results in a less accurate estimation of the 
RMS jitter value. However, even in such cases the method 
can be used to give a relative measure of signal quality. 
 
Fig. 2. Example of rough edge density estimation over one 
unit interval using the oversampling ratio M = 5. 
To be able to estimate the jitter RMS we have to con-
sider a frequency offset between transmitter and receiver. 
To explain the principle of the method we will first con-
sider zero frequency offset. That means that the position of 
jitter histogram within the sampling domains is fixed (like 
the one in Fig. 2). Now let us denote ni the number of 
edges detected within a fixed measurement time in the i-th 
sampling domain, and N the number of all edges detected 
during the measurement (including ni). Those values can be 
measured easily in a system utilizing BO-CDR and can be 
used to calculate the measured edge density as 
 
N
nP ii ~ .  (2) 
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This value is the required estimate of pi needed for 















i dPDFP    (3) 
where τ is the normalized time in UI, PDF(τ,µ) is the prob-
ability density function of the measured jitter, and µ is the 
mean value relative to the center of the sampling domain 
i = 0. 
In a real system there is always a frequency offset 
between the transmitter and the receiver reference clock. 
As a result, the mean value of the PDF is drifting slowly 
through the whole UI. Without any synchronization the 
measured long-time edge density would be same over all 
domains. That’s why the algorithm must track on the sam-
pling domain with currently highest edge density. The 
tracking can be easily accomplished by utilizing internal 
signal for selecting an optimum sampling domain of the 
BO-CDR [5]. 
The tracing mechanism BO-CDR adjusts phase in 
discrete steps of 1/M. Considering the uniform distribution 
of  over interval <-0.5/M, 0.5/M > (see Fig. 3), the theo-
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Ri is an edge density actually measured in a real 
system using the described method. By substituting pi = Ri 



















i .  (5) 
This value is not a real jitter RMS as it is affected by 
the drift as illustrated in Fig. 3. This phase drift distorts 
shape of jitter PDF seen by the sampler by convoluting it 
with a pulse represented by a sampling domain. The dis-
torted PDF can be seen in Fig. 4 as the blue curve. The red 
curve in Fig. 3 represents measured (integrated) edge den-
sity for the distorted distribution, while the green curve is 
actual jitter PDF that we want to characterize. 
 
Fig. 3. Drift of a maximum of the edge density within a single 
sampling domain due to frequency offset between 
transmitter and receiver. 
Due to the phase drift effect given by (4) it is neces-
sary to make a correction of the calculated pseudo value σD 
to get the real value of jitter RMS. We have assumed the 
normal distribution of the random jitter. Then σD can be 
easily expressed as a function of standard deviation σ of 
the normal distribution using (3), (4), and (5) 
 )( fD  .  (6) 
This calculation is relatively complex for an embed-
ded system and thus it is more efficient first to evaluate (6) 
by a computer and then to use the calculated values as 
a look-up table during the measurement itself. The correc-
tion function can be seen in Fig. 5. 
 
Fig. 4. Impact of the phase drift on the measured signal; the 
green curve is actual jitter PDF, the blue curve repre-
sents convolution of the actual jitter PDF with sam-
pling domain pulse and the red one represents actually 
measured edge density in particular domains (interval 
integral of the blue curve). 
The phase drift complicates the implementation of the 
algorithm because of the correction function. However, it 
ensures that the jitter can be measured even for a very low 
RMS value, i.e. when the major portion of the PDF fits 
within a single sampling domain (like the one shown in the 
upper example in Fig. 4). In case of very low jitter RMS 
value it would not be possible to measure the jitter with 
acceptable precision by using low oversampling ratios (like 
M = 5). For our method the low oversampling ratio is suf-
ficient and the measurement resolution (precision) is even 
higher for low jitter levels, thanks to the small initial slope 
of the correction function. 
There are applications where an exact RMS jitter 
value is irrelevant and a relative signal quality indication is 
sufficient. In such a case the correction calculation can be 
omitted, thus simplifying the system significantly. 
Please note that wander (slow variations in frequency) 
and low frequency jitter cannot be evaluated by the pro-
posed device as these are filtered-out by the data recovery 
circuit via phase tracking the received data signal. On the 
other hand, these are usually irrelevant for most systems as 
they have only marginal impact on BER [11]. As the jitter 
measurement device is driven by the data recovery circuit, 
it is ensured that each and every phase variation causing 
an error is detected. 
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Fig. 5. The relationship of measured value (σD) and corrected 
value (σ) of measured jitter RMS due to the phase drift 
effect (6). 
3. The Measurement 
To verify the quality of the proposed method several 
real measurements were performed. The simplified meas-
urement setup is shown in Fig. 6. Please note that no exter-
nal reference clock signal is necessary for the measure-
ment, which is in contrast to other recently published 
methods [10], [12], [13]. 
The whole receiver frontend including the jitter 
measurement device was implemented in Virtex-5 FPGA 
populated on the Xilinx ML-505 development board. The 
FPGA was connected directly to a conditioned received 
signal of an experimental 125 Mb/s free-space optic link 
receiver (System under test). 
 
Fig. 6. Comparison of RMS jitter measured by oscilloscope 
and by the proposed device implemented on an FPGA. 
Hardware requirements for algorithm implementation 
are very low. We decided to use 20 bit binary counters for 
integrator implementation. It is worth mentioning, that it is 
only necessary to implement one full-length counter for the 
central sampling domain and another ones for the remain-
ing domains, as the edge density is always the largest in the 
central domain (for reasonable signal quality). Overall 
hardware cost is only 32 slices of the Virtex-5 FPGA for 
the integrators while the maximum design frequency is 
unaffected by adding the jitter measurement functionality. 
The rest of the algorithm is implemented in a soft-core 
microprocessor, which have been already present in the 
design. 
The processor performs several tasks regarding the 
jitter measurement. First it takes care of reset of the inte-
grators. When choosing the integration time we have to 
trade between time resolution and precision of the meas-
urement. For our implementation we are using relatively 
low integration time as we want to monitor fast changes of 
the measured channel properties. Because the integration 
time is defined by software, it is very easy to change it and 
it can be adjusted even during the measurement. The sec-
ond task of the processor is calculation of measurement 
correction (as shown in Fig. 5) by performing a look-up to 
a correction table saved in a processor RAM. This look-up 
can be alternatively implemented in hardware by utilizing 
few more slices and one BRAM block of the FPGA. The 
last task of the processor regarding the jitter measurement 
is data presentation. In our case we are using a terminal 
application to log the statistics so the processor is config-
ured to continuously send the measured data over the serial 
link to a PC. 
The measurement results captured using the 
FPGA-based jitter measurement device were compared 
with reference values acquired using an oscilloscope (Tek-
tronix DPO7254). As can be seen in Fig. 7, there is only 
little difference between the two measurements, caused 
mainly by mid-frequency jitter components (frequencies 
close to the BO-CDR tracking bandwidth). 
























Fig. 7. Comparison of RMS jitter measured by oscilloscope 
and by the proposed device implemented on an FPGA. 
Our further research in this area will be focused on 
improvement of the measurement precision by more de-
tailed analysis of the measured edge density over all sam-
pling domains. 
4. Conclusion 
We have presented a novel, very efficient, fully digi-
tal circuitry for jitter (signal quality) estimation. It utilizes 
internal signals of a blind oversampling data recovery cir-
cuit. It offers an opportunity to measure the received signal 
quality during a regular transmission without affecting the 
signal path (i.e. without any impact on the measured re-
ceived signal). Moreover, due to very low hardware 
requirements of the proposed method, it is possible to eas-
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ily implement the whole receiver (signal conditioning, 
CDR, signal quality measurement, data processing) into a 
single chip (FPGA or ASIC) and thus simplify the final 
device. 
Accuracy of the proposed system was verified using 
a reference measurement. Considering the simplicity of the 
measurement we can state that the error of measured jitter 
is relatively small. The method can provide a simple meas-
ure of signal quality for adjusting parameters of a trans-
ceiver (like forward error correction scheme) but it in 
current setup is not suitable for reference measurements. 
Both the full VHDL source code for the algorithm 
and the Matlab code for correction function calculation are 
available upon request at authors. 
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